✦ LIBER ✦

A design of CMOS polycell for LSI circuits

✍ Scribed by Sung Kang

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Latch-Up Elimination in Bulk CMOS LSI Ci

✍ Schroeder, J. E.; Ochoa, A.; Dressendorfer, P. V. 📂 Article 📅 1980 🏛 IEEE 🌐 English ⚖ 582 KB

Advanced Circuits for Emerging Technolog

✍ Iniewski, Krzysztof 📂 Article 📅 2012 🏛 John Wiley & Sons, Inc. ⚖ 450 KB

4587480 Delay testing method for CMOS LS

✍ John Zasio 📂 Article 📅 1987 🏛 Elsevier Science 🌐 English ⚖ 88 KB

A practical high-latchup immunity design

✍ Aoki, T. 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 517 KB

Method for online nondestructive hardnes

✍ G. G. Davydov; A. V. Sogoyan; A. Y. Nikiforov; A. V. Kirgizova; A. G. Petrov; A. 📂 Article 📅 2008 🏛 Springer 🌐 English ⚖ 259 KB

Design of a CMOS Potentiostat Circuit fo

✍ Ayers, Sunitha ;Gillis, Kevin D. ;Lindau, Manfred ;Minch, Bradley A. 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 986 KB