𝔖 Bobbio Scriptorium
✦   LIBER   ✦

A design example of a 65 nm CMOS operational amplifier

✍ Scribed by Franz Schlögl; Horst Zimmermann

Publisher
John Wiley and Sons
Year
2007
Tongue
English
Weight
198 KB
Volume
35
Category
Article
ISSN
0098-9886

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A low power low noise amplifier with sub
A low power low noise amplifier with subthreshold operation in 130 nm CMOS technology
✍ Ickhyun Song; Hee-Sauk Jhon; Hakchul Jung; Minsuk Koo; Hyungcheol Shin 📂 Article 📅 2008 🏛 John Wiley and Sons 🌐 English ⚖ 187 KB

## Abstract In this article, a 5.8 GHz ISM‐band CMOS low noise amplifier (LNA) operating in a subthreshold region is presented. A conventional source degeneration inductor is eliminated for higher signal gain while providing reasonable input impedance. The LNA is fabricated using 130 nm CMOS techno

Design and analysis of a compact ultra-w
Design and analysis of a compact ultra-wideband CMOS low-noise amplifier
✍ Nackgyun Seong; Yohan Jang; Jaehoon Choi 📂 Article 📅 2010 🏛 John Wiley and Sons 🌐 English ⚖ 371 KB

## Abstract In this letter, we proposed a low power, high gain, compact ultra‐wideband (UWB) low noise amplifier (LNA) using TSMC 0.18‐μm CMOS technology.To satisfy the wide input matching and high voltage gain requirements with low power consumption, a resistive current reused technique is utilize

Design of a 9 GHz CMOS low noise amplifi
Design of a 9 GHz CMOS low noise amplifier using gain-enhanced technique
✍ Sen Wang 📂 Article 📅 2011 🏛 John Wiley and Sons 🌐 English ⚖ 405 KB

## Abstract In this article, a 9 GHz low noise amplifier (LNA) using gain‐enhanced technique is presented. The compact and high‐gain LNA with cascode topology is implemented in a standard 0.18‐μm CMOS process. The gain‐enhanced technique consists of two inductors in the common gate (CG) stage of th