𝔖 Bobbio Scriptorium

✦ LIBER ✦

A bipartition-codec architecture to reduce power in pipelined circuits

✍ Scribed by Shanq-Jang Ruan; Rung-Ji Shang; Feipei Lai; Kun-Lin Tsai

Book ID: 119778750
Publisher: IEEE
Year: 2001
Tongue: English
Weight: 167 KB
Volume: 20
Category: Article
ISSN: 0278-0070
DOI: 10.1109/43.908477

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Selective ion implantation to reduce pow

Selective ion implantation to reduce power consumption in MOS integrated circuits

✍ Ahmed, H.; Charpentier, A. 📂 Article 📅 1978 🏛 IEEE 🌐 English ⚖ 257 KB

[IEEE ISCAS 2003. International Symposiu

[IEEE ISCAS 2003. International Symposium on Circuits and Systems - Bangkok, Thailand (25-28 May 2003)] Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03. - A method to reduce power consumption in pipelined A/D converters

✍ Chiaburu, L.; Signell, S. 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 272 KB

[Lecture Notes in Computer Science] Inte

[Lecture Notes in Computer Science] Integrated Circuit and System Design. Power and Timing Modeling, Optimization and Simulation Volume 4148 || A Novel Methodology to Reduce Leakage Power in CMOS Complementary Circuits

✍ Vounckx, Johan; Azemard, Nadine; Maurine, Philippe 📂 Article 📅 2006 🏛 Springer Berlin Heidelberg ⚖ 448 KB

[IEEE 2009 Annual IEEE India Conference

[IEEE 2009 Annual IEEE India Conference - Ahmedabad, India (2009.12.18-2009.12.20)] 2009 Annual IEEE India Conference - A Hybrid Test Architecture to Reduce Test Application Time in Full Scan Sequential Circuits

✍ Ghosh, Priyankar; Mitra, Srobona; Sengupta, Indranil; Bhattacharya, Bhargab; Set 📂 Article 📅 2009 🏛 IEEE ⚖ 110 KB

[IEEE 2005 IEEE International Symposium

[IEEE 2005 IEEE International Symposium on Circuits and Systems - Kobe, Japan (23-26 May 2005)] 2005 IEEE International Symposium on Circuits and Systems - A Low-Power 4-b 2.5 Gsample/s Pipelined Flash Analog-to-Digital Converter Using Differential Comparator and DCVSPG Encoder

✍ Radhakrishnan, S.; Mingzhen Wang, ; Chien-In Henry Chen, 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 230 KB

[IEEE 2007 IEEE Design and Diagnostics o

[IEEE 2007 IEEE Design and Diagnostics of Electronic Circuits and Systems - Krakow, Poland (2007.04.11-2007.04.13)] 2007 IEEE Design and Diagnostics of Electronic Circuits and Systems - A HW/SW Architecture to Reduce the Effects of Soft-Errors in Real-Time Operating System Services

✍ Neishaburi, M.H; Kakoee, Mohammad Reza; Daneshtalab, M.; Safari, Saeed; Navabi, 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 266 KB