✦ LIBER ✦

A 6.75 ns 16×16 bit multiplier in single-level-metal CMOS technology

✍ Scribed by Sharma, R.; Lopez, A.D.; Michejda, J.A.; Hillenius, S.J.; Andrews, J.M.; Studwell, A.J.

Book ID: 119774219
Publisher: IEEE
Year: 1989
Tongue: English
Weight: 565 KB
Volume: 24
Category: Article
ISSN: 0018-9200
DOI: 10.1109/4.34072

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A sub-10-ns 16×16 multiplier using 0.6-μ

A sub-10-ns 16×16 multiplier using 0.6-μm CMOS technology

✍ Oowaki, Y.; Numata, K.; Tsuchiya, K.; Tsuda, K.; Takato, H.; Takenouchi, N.; Nit 📂 Article 📅 1987 🏛 IEEE 🌐 English ⚖ 1019 KB

Using CAD tools for shortening the desig

Using CAD tools for shortening the design cycle of high-performance sigma–delta modulators: A 16·4 bit, 9·6 kHz, 1·71 mW ΣΔM in CMOS 0·7 μm technology

✍ Medeiro, Fernando; Pérez-Verdú, Belén; De La Rosa, José M.; Rodríguez-Vázquez, Á 📂 Article 📅 1997 🏛 John Wiley and Sons 🌐 English ⚖ 375 KB 👁 1 views

This paper uses a CAD methodology proposed by the authors to design a low-power second-order M. This modulator has been fabricated in a 0•7 m CMOS technology to be used as the front-end of an energy-metering mixed-signal ASIC and features 16•4 bit at a digital output rate of 9•6 kHz with a power con