✦ LIBER ✦

A 5-bit 3.2-GS/s Flash ADC With a Digital Offset Calibration Scheme

✍ Scribed by Ying-Zu Lin; Cheng-Wu Lin; Soon-Jyh Chang

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A CMOS 6-Bit 16-GS/s Time-Interleaved AD

✍ Chun-Cheng Huang; Chung-Yi Wang; Jieh-Tsorng Wu 📂 Article 📅 2011 🏛 IEEE 🌐 English ⚖ 633 KB

A 6-bit 2.5-GS/s flash ADC using compara

✍ Timmy Sundström; Atila Alvandpour 📂 Article 📅 2009 🏛 Springer 🌐 English ⚖ 563 KB

A 1.5-GS/s Flash ADC With 57.7-dB SFDR a

✍ Pernillo, J.; Flynn, M.P. 📂 Article 📅 2011 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 573 KB

A 12-bit 80-MSample/s pipelined ADC with

✍ Grace, C.R.; Hurst, P.J.; Lewis, S.H. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 752 KB

A sub-sampling 4.25 GS/s 3-bit flas

✍ Zhao Yi; Wang Shenjie; Hong Zhiliang 📂 Article 📅 2012 🏛 Elsevier Science 🌐 English ⚖ 813 KB

A CMOS 15-bit 125-MS/s Time-Interleaved

✍ Zwei-Mei Lee; Cheng-Yeh Wang; Jieh-Tsorng Wu 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 751 KB