✦ LIBER ✦

A 3.8-ns CMOS 16×16-b multiplier using complementary pass-transistor logic

✍ Scribed by Yano, K.; Yamanaka, T.; Nishida, T.; Saito, M.; Shimohigashi, K.; Shimizu, A.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A low-power 16×16-b parallel multiplier

✍ Law, C.F.; Rofail, S.S.; Yeo, K.S. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 96 KB

A 4.4 ns CMOS 54×54-b multiplier using p

✍ Ohkubo, N.; Suzuki, M.; Shinbo, T.; Yamanaka, T.; Shimizu, A.; Sasaki, K.; Nakag 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 608 KB

A sub-10-ns 16×16 multiplier using 0.6-μ

✍ Oowaki, Y.; Numata, K.; Tsuchiya, K.; Tsuda, K.; Takato, H.; Takenouchi, N.; Nit 📂 Article 📅 1987 🏛 IEEE 🌐 English ⚖ 1019 KB

A 1.5-ns 32-b CMOS ALU in double pass-tr

✍ Suzuki, M.; Ohkubo, N.; Shinbo, T.; Yamanaka, T.; Shimizu, A.; Sasaki, K.; Nakag 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 633 KB