✦ LIBER ✦

A 23-ns 1-Mb BiCMOS DRAM

✍ Scribed by Kitsukawa, G.; Yanagisawa, K.; Kobayashi, Y.; Kinoshita, Y.; Ohta, T.; Udagawa, T.; Miwa, H.; Miyazawa, H.; Kawajiri, Y.; Ouchi, Y.; Tsukada, H.; Matsumoto, T.; Itoh, K.

Book ID: 119774844
Publisher: IEEE
Year: 1990
Tongue: English
Weight: 951 KB
Volume: 25
Category: Article
ISSN: 0018-9200
DOI: 10.1109/4.62130

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 5-ns 1-Mb ECL BiCMOS SRAM

✍ Takada, M.; Nakamura, K.; Takeshima, T.; Furuta, K.; Yamazaki, T.; Imai, K.; Ohi 📂 Article 📅 1990 🏛 IEEE 🌐 English ⚖ 596 KB

A 17-ns 4-Mb CMOS DRAM

✍ Nagai, T.; Numata, K.; Ogihara, M.; Shimizu, M.; Imai, K.; Hara, T.; Yoshida, M. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 788 KB

Deep-submicrometer BiCMOS circuit techno

Deep-submicrometer BiCMOS circuit technology for sub-10-ns ECL 4-Mb DRAM's

✍ Kawahara, T.; Kawajiri, Y.; Kitsukawa, G.; Sagara, K.; Kawamoto, Y.; Akiba, T.; 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 909 KB

A 7 ns 1 Mb BiCMOS ECL SRAM with shift r

A 7 ns 1 Mb BiCMOS ECL SRAM with shift redundancy

✍ Ohba, A.; Ohbayashi, S.; Shiomi, T.; Takano, S.; Anami, K.; Honda, H.; Ishigaki, 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 748 KB

A 1-V 46-ns 16-Mb SOI-DRAM with body con

A 1-V 46-ns 16-Mb SOI-DRAM with body control technique

✍ Shimomura, K.; Shimano, H.; Sakashita, N.; Okuda, F.; Oashi, T.; Yamaguchi, Y.; 📂 Article 📅 1997 🏛 IEEE 🌐 English ⚖ 327 KB

A 29-ns 64-Mb DRAM with hierarchical arr

A 29-ns 64-Mb DRAM with hierarchical array architecture

✍ Nakamura, M.; Takahashi, T.; Akiba, T.; Kitsukawa, G.; Morino, M.; Sekiguchi, T. 📂 Article 📅 1996 🏛 IEEE 🌐 English ⚖ 896 KB