A 1.8-V embedded 18-Mb DRAM macro with a
A 1.8-V embedded 18-Mb DRAM macro with a 9-ns RAS access time and memory-cell area efficiency of 33%
โ
Yokoyama, Y.; Itoh, N.; Hasegawa, M.; Katayama, M.; Akasaki, H.; Kaneda, M.; Ued
๐
Article
๐
2001
๐
IEEE
๐
English
โ 188 KB