𝔖 Bobbio Scriptorium

✦ LIBER ✦

A 14-b 32 MS/s pipelined ADC with fast convergence comprehensive background calibration

✍ Scribed by B. Jalali-Farahani; A. Meruva

Book ID: 106342585
Publisher: Springer
Year: 2009
Tongue: English
Weight: 615 KB
Volume: 61
Category: Article
ISSN: 0925-1030
DOI: 10.1007/s10470-008-9278-2

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 15-b 40-MS/s CMOS pipelined analog-to-

A 15-b 40-MS/s CMOS pipelined analog-to-digital converter with digital background calibration

✍ Hung-Chih Liu; Zwei-Mei Lee; Jieh-Tsorng Wu 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 584 KB

A 14-bit digitally self-calibrated pipel

A 14-bit digitally self-calibrated pipelined ADC with adaptive bias optimization for arbitrary speeds up to 40 MS/s

✍ Iizuka, K.; Matsui, H.; Ueda, M.; Daito, M. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 704 KB

[IEEE 2012 IEEE 55th International Midwe

[IEEE 2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS) - Boise, ID, USA (2012.08.5-2012.08.8)] 2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS) - A fast-convergence and robust digital calibration algorithm for a 14-bit 200-MS/s hybrid pipelined-SAR ADC

✍ Qing, Shan; Li, Guang-Jun; Li, Qiang 📂 Article 📅 2012 🏛 IEEE ⚖ 454 KB

[IEEE CICC Custom Integrated Circuits Co

[IEEE CICC Custom Integrated Circuits Conference - San Jose, CA, USA (21-24 Sept. 2003)] Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003. - A 12-bit 20-MS/s pipelined ADC with nested digital background calibration

✍ Wang, X.; Hurst, P.J.; Lewis, S.H. 📂 Article 📅 2003 🏛 IEEE ⚖ 308 KB

[IEEE 2008 International Solid-State Cir

[IEEE 2008 International Solid-State Circuits Conference - (ISSCC) - San Francisco, CA, USA (2008.02.3-2008.02.7)] 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers - A 1V 11b 200MS/s Pipelined ADC with Digital Background Calibration in 65nm CMOS

✍ Hsueh, Kang-Wei; Chou, Yu-Kai; Tu, Yu-Hsuan; Chen, Yi-Fu; Yang, Ya-Lun; Li, Hung 📂 Article 📅 2008 🏛 IEEE ⚖ 673 KB

[IEEE 2010 IEEE Symposium on VLSI Circui

[IEEE 2010 IEEE Symposium on VLSI Circuits - Honolulu, HI, USA (2010.06.16-2010.06.18)] 2010 Symposium on VLSI Circuits - A zero-crossing based 12b 100MS/s pipelined ADC with decision boundary gap estimation calibration

✍ Chu, Jack; Brooks, Lane; Lee, Hae-Seung 📂 Article 📅 2010 🏛 IEEE ⚖ 493 KB