𝔖 Bobbio Scriptorium

✦ LIBER ✦

A 13-b 40-MSamples/s CMOS pipelined folding ADC with background offset trimming

✍ Scribed by Myung-Jun Choe; Bang-Sup Song; Bacrania, K.

Book ID: 119775701
Publisher: IEEE
Year: 2000
Tongue: English
Weight: 207 KB
Volume: 35
Category: Article
ISSN: 0018-9200
DOI: 10.1109/4.890291

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 15-b 40-MS/s CMOS pipelined analog-to-

A 15-b 40-MS/s CMOS pipelined analog-to-digital converter with digital background calibration

✍ Hung-Chih Liu; Zwei-Mei Lee; Jieh-Tsorng Wu 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 584 KB

[IEEE 1998 IEEE International Solid-Stat

[IEEE 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC - San Francisco, CA, USA (5-7 Feb. 1998)] 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156) - Analog background calibration of a 10 b 40 Msample/s parallel pipelined ADC

✍ Dyer, K.; Fu, D.; Lewis, S.; Hurst, P. 📂 Article 📅 1998 🏛 IEEE ⚖ 963 KB

[IEEE 2008 International Solid-State Cir

[IEEE 2008 International Solid-State Circuits Conference - (ISSCC) - San Francisco, CA, USA (2008.02.3-2008.02.7)] 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers - A 1V 11b 200MS/s Pipelined ADC with Digital Background Calibration in 65nm CMOS

✍ Hsueh, Kang-Wei; Chou, Yu-Kai; Tu, Yu-Hsuan; Chen, Yi-Fu; Yang, Ya-Lun; Li, Hung 📂 Article 📅 2008 🏛 IEEE ⚖ 673 KB

[IEEE 2014 IEEE International Solid- Sta

[IEEE 2014 IEEE International Solid- State Circuits Conference (ISSCC) - San Francisco, CA, USA (2014.02.9-2014.02.13)] 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC) - 29.3 A 14b 1GS/s RF sampling pipelined ADC with background calibration

✍ Ali, Ahmed M. A.; Dinc, Huseyin; Bhoraskar, Paritosh; Dillon, Chris; Puckett, Sc 📂 Article 📅 2014 🏛 IEEE ⚖ 852 KB

[IEEE 2012 IEEE Symposium on VLSI Circui

[IEEE 2012 IEEE Symposium on VLSI Circuits - Honolulu, HI, USA (2012.06.13-2012.06.15)] 2012 Symposium on VLSI Circuits (VLSIC) - A 6b 3GS/s 11mW fully dynamic flash ADC in 40nm CMOS with reduced number of comparators

✍ Shu, Yun-Shiang 📂 Article 📅 2012 🏛 IEEE ⚖ 275 KB

[IEEE IEEE Custom Integrated Circuits Co

[IEEE IEEE Custom Integrated Circuits Conference 2006 - San Jose, CA, USA (2006.09.10-2006.09.13)] IEEE Custom Integrated Circuits Conference 2006 - A Calibration-Free 14b 70MS/s 3.3mm2 235mW 0.13um CMOS Pipeline ADC with High-Matching 3-D Symmetric Capacitors

✍ Cho, Young-jae; Lee, Kyung-hoon; Choi, Hee-cheol; Lee, Seung-hoon; Moon, Kyoung- 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 822 KB