✦ LIBER ✦

A 1.2 GFLOPS neural network chip for high-speed neural network servers

✍ Scribed by Kondo, Y.; Koshiba, Y.; Arima, Y.; Murasaki, M.; Yamada, T.; Amishiro, H.; Mori, H.; Kyuma, K.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A programmable analog cellular neural ne

✍ Kinget, P.; Steyaert, M.S.J. 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 972 KB

A high-speed digital neural network chip

✍ Uchimura, K.; Saito, O.; Amemiya, Y. 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 639 KB

Neural network approach to fault classif

✍ Dalstein, T.; Kulicke, B. 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 949 KB

Multi neural network based fault area es

✍ Dalstein, T.; Friedrich, T.; Kulicke, B.; Sobajic, D. 📂 Article 📅 1996 🏛 IEEE 🌐 English ⚖ 809 KB

A Dedicated Multi-Chip Programmable Syst

✍ Mario Salerno; Fausto Sargeni; Vincenzo Bonaiuto 📂 Article 📅 1999 🏛 Springer 🌐 English ⚖ 224 KB

A neural network system for authenticati

✍ Iuon-Chang Lin 📂 Article 📅 2008 🏛 John Wiley and Sons 🌐 English ⚖ 154 KB