✦ LIBER ✦

A programmable analog cellular neural network CMOS chip for high speed image processing

✍ Scribed by Kinget, P.; Steyaert, M.S.J.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A programmable analog CMOS synapse for n

✍ Seokjin Kim; Young-Chul Shin; Naidu C. R. Bogineni; Ramalingam Sridhar 📂 Article 📅 1992 🏛 Springer 🌐 English ⚖ 805 KB

A Dedicated Multi-Chip Programmable Syst

✍ Mario Salerno; Fausto Sargeni; Vincenzo Bonaiuto 📂 Article 📅 1999 🏛 Springer 🌐 English ⚖ 224 KB

A 1.2 GFLOPS neural network chip for hig

✍ Kondo, Y.; Koshiba, Y.; Arima, Y.; Murasaki, M.; Yamada, T.; Amishiro, H.; Mori, 📂 Article 📅 1996 🏛 IEEE 🌐 English ⚖ 692 KB

A 1.3 GHz SOI CMOS test chip for low-pow

✍ Berger, R.; Lyons, W.G.; Soares, A. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 54 KB

A high-speed neural analog circuit for c

✍ Chang, P.R.; Hwang, K.S.; Gong, H.M. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 557 KB

A single-chip CMOS analog front-end for

📂 Article 📅 1985 🏛 Elsevier Science 🌐 English ⚖ 124 KB