𝔖 Bobbio Scriptorium

✦ LIBER ✦

A high-speed digital neural network chip with low-power chain-reaction architecture

✍ Scribed by Uchimura, K.; Saito, O.; Amemiya, Y.

Book ID: 119773708
Publisher: IEEE
Year: 1992
Tongue: English
Weight: 639 KB
Volume: 27
Category: Article
ISSN: 0018-9200
DOI: 10.1109/4.173116

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Mixed analogue-digital artificial-neural

Mixed analogue-digital artificial-neural-network architecture with on-chip learning

✍ Schmid, A.; Leblebici, Y.; Mlynek, D. 📂 Article 📅 1999 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 436 KB

The authors' replies to the discussion o

The authors' replies to the discussion on "A general method of digital network analysis particularly suitable for use with low-speed computers" and "Digital computers in power system analysis"

✍ John, M.N.; Gupta, P.P.; Humphrey Davies, M.W. 📂 Article 📅 1961 🏛 Institution of Electrical Engineers ⚖ 354 KB

[IEEE 2012 16th CSI International Sympos

[IEEE 2012 16th CSI International Symposium on Computer Architecture and Digital Systems (CADS) - Shiraz, Fars, Iran (2012.05.2-2012.05.3)] The 16th CSI International Symposium on Computer Architecture and Digital Systems (CADS 2012) - A novel high-speed low-power binary signed-digit adder

✍ Timarchi, Somayeh; Ghayour, Parham; Shahbahrami, Asadollah 📂 Article 📅 2012 🏛 IEEE ⚖ 122 KB

[IEEE 2003 IEEE International Conference

[IEEE 2003 IEEE International Conference on Industrial Technology - Maribor, Slovenia (10-12 Dec. 2003)] IEEE International Conference on Industrial Technology, 2003 - High speed color recognition with an analog neural network chip

✍ Geske, G.; Stupmann, F.; Wego, A. 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 334 KB

Discussion on: 'A general method of digi

Discussion on: 'A general method of digital network analysis particularly suitable for use with low-speed computers' and 'Digital computers in power system analysis' before the North-Western Supply Group, at Manchester, 24th October, 1961

📂 Article 📅 1962 🏛 Institution of Electrical Engineers ⚖ 378 KB

[IEEE 2010 18th IEEE/IFIP International

[IEEE 2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip (VLSI-SoC) - Madrid, Spain (2010.09.27-2010.09.29)] 2010 18th IEEE/IFIP International Conference on VLSI and System-on-Chip - A low-power, high-speed DCT architecture for image compression: Principle and implementation

✍ Jridi, M.; Alfalou, A. 📂 Article 📅 2010 🏛 IEEE ⚖ 271 KB