𝔖 Bobbio Scriptorium
✦   LIBER   ✦

5.5 GHz 802.11a 0.18 μm CMOS pre-power amplifier core with on-chip linearisation

✍ Scribed by Toner, B.; Dharmalinggam, R.; Fusco, V.F.

Book ID
114455320
Publisher
The Institution of Electrical Engineers
Year
2004
Tongue
English
Weight
275 KB
Volume
151
Category
Article
ISSN
1350-2417

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 5.8-GHz LNA with image rejection and g
A 5.8-GHz LNA with image rejection and gain control based on 0.18-μm CMOS
✍ Jin-pil Kim; Yong-Hun Oh; Jin-Young Choi; Sang-gug Lee 📂 Article 📅 2003 🏛 John Wiley and Sons 🌐 English ⚖ 130 KB

## Abstract This paper presents a low‐noise amplifier (LNA) design which includes image rejection and gain control. The proposed LNA adopts a cascode topology with a notch filter combined with a gain control function. The performance of the proposed LNA is compared with conventional cascode topolog

A 5.79-dB NF, 30-GHz-band monolithic LNA
A 5.79-dB NF, 30-GHz-band monolithic LNA with 10 mW power consumption in standard 0.18-μm CMOS technology
✍ Chi-Chen Chen; Yo-Sheng Lin; Guo-Wei Huang; Shey-Shi Lu 📂 Article 📅 2009 🏛 John Wiley and Sons 🌐 English ⚖ 382 KB

## Abstract A 30‐GHz (Ka‐band) low‐noise amplifier (LNA) with 10 mW power consumption (P~DC~) using standard 0.18‐μm CMOS technology was designed and implemented. To achieve sufficient gain, this LNA was composed of three cascade common‐source stages, and a series peaking inductor (L~g3~) was added