✦ LIBER ✦

4709366 Computer assisted fault isolation in circuit board testing

✍ Scribed by Marshall Scott; JohnD Polstra

Book ID: 103282938
Publisher: Elsevier Science
Year: 1988
Tongue: English
Weight: 84 KB
Volume: 28
Category: Article
ISSN: 0026-2714
DOI: 10.1016/0026-2714(88)90258-2

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Computing optimal test sequences from co

Computing optimal test sequences from complete test sets for stuck-open faults in CMOS circuits

✍ Chakravarty, S.; Ravi, S.S. 📂 Article 📅 1990 🏛 IEEE 🌐 English ⚖ 354 KB

Computer-aided determination of tests fo

Computer-aided determination of tests for the detection and localisation of faults in electronic circuits and systems : U. Fruhauf and P. Slowig. Nachrichtentechnik Elektronik30 4, 144 (1980). (In German)

📂 Article 📅 1980 🏛 Elsevier Science 🌐 English ⚖ 138 KB

[IEEE Comput. Soc. Press IEEE 3rd Asian

[IEEE Comput. Soc. Press IEEE 3rd Asian Test Symposium (ATS) - Nara, Japan (15-17 Nov. 1994)] Proceedings of IEEE 3rd Asian Test Symposium (ATS) - Test generation for redundant faults in combinational circuits by using delay effects

✍ Yu, X.; Takahashi, H.; Takamatsu, Y. 📂 Article 📅 1994 🏛 IEEE Comput. Soc. Press 🌐 English ⚖ 606 KB

Parallel testing of parametric faults in

Parallel testing of parametric faults in a three-dimensional dynamic random-access memory: P Mazumder (Dept. of Electr. Eng. & Comput. Sci., Michigan Univ., Ann Arbor, MI, USA) IEEE J. Solid State Circuits (USA), vol. 23, no. 4, pp. 933–941 (Aug. 1988)

📂 Article 📅 1988 🏛 Elsevier Science 🌐 English ⚖ 99 KB

A testable design of dynamic random-access memory (DRAM) architecture which allows one to access multiple cells in a word line simultaneously is presented. The technique utilises the two-dimensional (2-D) organisation of the DRAM and the resulting speedup of the conventional algorithm is considerabl