𝔖 Bobbio Scriptorium

✦ LIBER ✦

Yield enhancement of field programmable logic arrays by inherent component redundancy

✍ Scribed by Demjanenko, M.; Upadhyaya, S.J.

Book ID: 119778126
Publisher: IEEE
Year: 1990
Tongue: English
Weight: 925 KB
Volume: 9
Category: Article
ISSN: 0278-0070
DOI: 10.1109/43.57784

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

On yield consideration for the design of

On yield consideration for the design of redundant programmable logic arrays

✍ Wey, C.-L. 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 726 KB

[IEEE International Conference on Field

[IEEE International Conference on Field Programmable Logic and Applications, 2005. - Tampere, Finland (Aug. 24-26, 2005)] International Conference on Field Programmable Logic and Applications, 2005. - Defect-tolerant fpga switch block and connection block with fine-grain redundancy for yield enhancement

✍ Yu, A.J.; Lemieux, G.G.F. 📂 Article 📅 2005 🏛 IEEE ⚖ 432 KB

[Lecture Notes in Computer Science] Fiel

[Lecture Notes in Computer Science] Field-Programmable Logic and Applications Volume 1304 || Partial reconfiguration of FPGA mapped designs with applications to fault tolerance and yield enhancement

✍ Luk, Wayne; Cheung, Peter Y. K.; Glesner, Manfred 📂 Article 📅 1997 🏛 Springer Berlin Heidelberg ⚖ 648 KB