✦ LIBER ✦

Yield-enhancement of a large systolic array chip

✍ Scribed by W.R. Moore; M.J. Day

Publisher: Elsevier Science
Year: 1984
Tongue: English
Weight: 496 KB
Volume: 24
Category: Article
ISSN: 0026-2714
DOI: 10.1016/0026-2714(84)90477-3

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Yield-enhancement of a large systolic ar

Yield-enhancement of a large systolic array chip : W. R. Moore and M. J. Day. Microelectron. Reliab.24, 511 (1984)

📂 Article 📅 1985 🏛 Elsevier Science 🌐 English ⚖ 123 KB

A Reconfigurable Bit-Serial VLSI Systoli

A Reconfigurable Bit-Serial VLSI Systolic Array Neuro-Chip

✍ Paul J. Murtagh; Ah Chung Tsoi 📂 Article 📅 1997 🏛 Elsevier Science 🌐 English ⚖ 687 KB

A dynamically reconfigurable bit-serial systolic array implemented in 1.2-µm double-metal P-well CMOS is described. This processor array is proposed as the central computational unit in the Reconfigurable Systolic Array (RSA) neuro-computer and performance estimates suggest that a 64 IC system (cont

On a case of symbiosis between systolic

On a case of symbiosis between systolic arrays

✍ Claudio Moraga 📂 Article 📅 1984 🏛 Elsevier Science 🌐 English ⚖ 844 KB

A notational approach to formulation of

A notational approach to formulation of systolic array programs

✍ M.P. Bekakos 📂 Article 📅 1995 🏛 Elsevier Science 🌐 English ⚖ 420 KB

Multipath suppression performance of an

Multipath suppression performance of an adaptive array antenna with a systolic array processor

✍ Manabu Ohmiya; Tatsuya Kawabata; Yasutaka Ogawa; Kiyohiko Itoh 📂 Article 📅 1993 🏛 John Wiley and Sons 🌐 English ⚖ 719 KB

A class of SIMD machines simulated by sy

A class of SIMD machines simulated by systolic arrays

✍ Hiroshi Umeo 📂 Article 📅 1985 🏛 Elsevier Science 🌐 English ⚖ 652 KB