✦ LIBER ✦

VLSI Signal Processing: a Bit-Serial Approach

✍ Scribed by Lawson, S.

Book ID: 118681032
Publisher: The Institution of Electrical Engineers
Year: 1986
Weight: 212 KB
Volume: 32
Category: Article
ISSN: 0013-5127
DOI: 10.1049/ep.1986.0096

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

VLSI signal processing: a bit-serial app

VLSI signal processing: a bit-serial approach: Peter Denyer and David Renshaw Addison-Wesley, Wokingham, UK (1985) £19.95 pp 312

📂 Article 📅 1986 🏛 Elsevier Science 🌐 English ⚖ 122 KB

VLSI signal processing: A bit-serial app

VLSI signal processing: A bit-serial approach: Authors: Peter Denyer and David Renshaw Publishers: Addison-Wesley publishing company, Finchampstead Road, Wokingham, Berkshire, RG11 2NZ, England. Price: £ 19.95. (ISBN 0 201-14404-2). Publication: October 1985

✍ G.W.A.D. 📂 Article 📅 1986 🏛 Elsevier Science 🌐 English ⚖ 51 KB

A bit-serial architecture for digital si

A bit-serial architecture for digital signal processing

✍ Kanopoulos, N. 📂 Article 📅 1985 🏛 IEEE ⚖ 420 KB

A new serial/parallel two's complement m

A new serial/parallel two's complement multiplier for vlsi digital signal processing

✍ George P. Alexiou; Nick Kanopoulos 📂 Article 📅 1992 🏛 John Wiley and Sons 🌐 English ⚖ 282 KB 👁 1 views

A Reconfigurable Bit-Serial VLSI Systoli

A Reconfigurable Bit-Serial VLSI Systolic Array Neuro-Chip

✍ Paul J. Murtagh; Ah Chung Tsoi 📂 Article 📅 1997 🏛 Elsevier Science 🌐 English ⚖ 687 KB

A dynamically reconfigurable bit-serial systolic array implemented in 1.2-µm double-metal P-well CMOS is described. This processor array is proposed as the central computational unit in the Reconfigurable Systolic Array (RSA) neuro-computer and performance estimates suggest that a 64 IC system (cont

Bit-serial VLSI sorter with high reliabi

Bit-serial VLSI sorter with high reliability specifications

✍ E.D. Adamides; Ph.G. Tsalides; A. Thanailakis 📂 Article 📅 1994 🏛 Elsevier Science ⚖ 896 KB