Verification Techniques for System-Level
โ Masahiro Fujita, Indradeep Ghosh, Mukul Prasad
๐ Library
๐
2007
๐ English
โฆ LIBER โฆ
๐
Verification Techniques for System-Level Design
โ Scribed by Masahiro Fujita, Indradeep Ghosh, Mukul Prasad
- Publisher
- Morgan Kaufmann
- Year
- 2007
- Tongue
- English
- Leaves
- 251
- Series
- Systems on Silicon
- Category
- Library
โฌ Acquire This Volume
No coin nor oath required. For personal study only.
๐ SIMILAR VOLUMES
High-Level Verification: Methods and Too
โ Sudipta Kundu, Sorin Lerner, Rajesh K. Gupta (auth.)
๐ Library
๐
2011
๐ Springer-Verlag New York
๐ English
High-Level Verification: Methods and Too
โ Lerner, Sorin;Gupta, Rajesh K
๐ Library
๐
2011
๐ Springer
๐ English
Given the growing size and heterogeneity of Systems on Chip (SOC), the design process from initial specification to chip fabrication has become increasingly complex. This growing complexity provides incentive for designers to use high-level languages such as C, SystemC, and SystemVerilog for system-
System-level design techniques for energ
โ Marcus T. Schmitz, Bashir Al-Hashimi, Petru Eles
๐ Library
๐
2004
๐ Springer
๐ English
System-Level Design Techniques for Energ
โ Marcus T. Schmitz, Bashir M. Al-Hashimi, Petru Eles (auth.)
๐ Library
๐
2005
๐ Springer US
๐ English
<p>System-Level Design Techniques for Energy-Efficient Embedded Systems addresses the development and validation of co-synthesis techniques that allow an effective design of embedded systems with low energy dissipation. The book provides an overview of a system-level co-design flow, illustrating thr
System-Level Design Techniques for Energ
โ Marcus T. Schmitz, Bashir M. Al-Hashimi, Petru Eles
๐ Library
๐
2010
๐ Springer
๐ English
System-Level Design Techniques for Energy-Efficient Embedded Systems addresses the development and validation of co-synthesis techniques that allow an effective design of embedded systems with low energy dissipation. The book provides an overview of a system-level co-design flow, illustrating throug