𝔖 Scriptorium
✦   LIBER   ✦

πŸ“

High-Level Verification: Methods and Tools for Verification of System-Level Designs

✍ Scribed by Sudipta Kundu, Sorin Lerner, Rajesh K. Gupta (auth.)


Publisher
Springer-Verlag New York
Year
2011
Tongue
English
Leaves
182
Edition
1
Category
Library

⬇  Acquire This Volume

No coin nor oath required. For personal study only.

✦ Subjects


Circuits and Systems; Computer-Aided Engineering (CAD, CAE) and Design


πŸ“œ SIMILAR VOLUMES


High-Level Verification: Methods and Too
✍ Lerner, Sorin;Gupta, Rajesh K πŸ“‚ Library πŸ“… 2011 πŸ› Springer 🌐 English

Given the growing size and heterogeneity of Systems on Chip (SOC), the design process from initial specification to chip fabrication has become increasingly complex. This growing complexity provides incentive for designers to use high-level languages such as C, SystemC, and SystemVerilog for system-

Design and Verification of Microprocesso
✍ Matt Kaufmann, J Strother Moore (auth.), David S. Hardin (eds.) πŸ“‚ Library πŸ“… 2010 πŸ› Springer US 🌐 English

<p><P>Design and Verification of Microprocessor Systems for High-Assurance Applications </P><P></P><P>Edited by: </P><P>David S. Hardin </P><P></P><P></P><P>This book examines several leading-edge design and verification technologies that have been successfully applied to microprocessor systems for

Abstract state machines: A method for hi
✍ Egon Boerger, Robert Staerk πŸ“‚ Library πŸ“… 2003 πŸ› Springer 🌐 English

This book combines the features of a textbook and a handbook Researchers will find here the most comprehensive description of ASMs available today and professionals will use it as a "modeling handbook of the working software engineer. As a textbook it supports self-study or it can form the basis of