✦ LIBER ✦

Using Word-Level Information in Formal Hardware Verification

✍ Scribed by R. Drechsler

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Formal hardware specification and verifi

✍ Z. Brezočnik; B. Horvat 📂 Article 📅 1989 🏛 Elsevier Science ⚖ 652 KB

Formal Verification in Hardware Design:

✍ Kern C., Greenstreet M.R. 📂 Library 📅 1997 🌐 English ⚖ 636 KB

Formal verification of information deriv

✍ Antoni Olivé; Fèlix Saltor 📂 Article 📅 1982 🏛 Elsevier Science 🌐 English ⚖ 898 KB

Word-level symbolic simulation in proces

✍ Alizadeh, B.; Navabi, Z. 📂 Article 📅 2004 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 608 KB

FPGA level in-hardware verification for

✍ De Luna, Louie; Zalewski, Zibi 📂 Article 📅 2011 🏛 IEEE ⚖ 157 KB

Mechanized Reasoning and Hardware Design

✍ Warren A. Hunt and Bishop C. Brock 📂 Article 📅 1992 🏛 The Royal Society 🌐 English ⚖ 398 KB