✦ LIBER ✦

Using Reconfigurable System-On-Chip Technology for the Design of a Point-of-Care HIV Testing Device

✍ Scribed by Elkateeb, Ali

Book ID: 122538999
Publisher: Elsevier
Year: 2012
Tongue: English
Weight: 551 KB
Volume: 10
Category: Article
ISSN: 1877-0509
DOI: 10.1016/j.procs.2012.06.049

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design of a wireless test control networ

Design of a wireless test control network with radio-on-chip technology for nanometer system-on-a-chip

✍ Zhao, D.; Upadhyaya, S.; Margala, M. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 343 KB

P.052 Development of an anti-HIV-1 quali

P.052 Development of an anti-HIV-1 quality control reagent specifically designed for rapid test devices used at the point of care

✍ G. Vincini; J. Marzec; J. Duran; K. Perry; V. Bevan 📂 Article 📅 2009 🏛 Elsevier Science 🌐 English ⚖ 50 KB

Design methodology for on-chip bus archi

Design methodology for on-chip bus architectures using system-on-chip network protocol

✍ Lee, J. 📂 Article 📅 2012 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 720 KB

A Point-of-Care Paper-based Fingerstick

A Point-of-Care Paper-based Fingerstick Transaminase Test: Toward Low-cost “Lab-on-a-Chip” Technology for the Developing World

✍ Pollock, Nira R.; Colby, Donn; Rolland, Jason P. 📂 Article 📅 2013 🏛 Elsevier Science 🌐 English ⚖ 816 KB

Triggering navigators for innovative sys

Triggering navigators for innovative system design: The case of lab-on-a-chip technology

✍ Mi Jeong Song; Jeong-Gun Lee; Jong-Myeon Park; Sungjoo Lee 📂 Article 📅 2012 🏛 Elsevier Science 🌐 English ⚖ 1002 KB

Design of the ANTARES LCM-DAQ board test

Design of the ANTARES LCM-DAQ board test bench using a FPGA-based system-on-chip approach

✍ S. Anvar; P. Kestener; H. Le Provost 📂 Article 📅 2006 🏛 Elsevier Science 🌐 English ⚖ 133 KB

The System-on-Chip (SoC) approach consists in using state-of-the-art FPGA devices with embedded RISC processor cores, highspeed differential LVDS links and ready-to-use multi-gigabit transceivers allowing development of compact systems with substantial number of IO channels. Required performances ar