𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Using parallelization and hardware concurrency to improve the performance of a genetic algorithm

✍ Scribed by Vijay Tirumalai; Kenneth G. Ricks; Keith A. Woodbury


Publisher
John Wiley and Sons
Year
2007
Tongue
English
Weight
711 KB
Volume
19
Category
Article
ISSN
1532-0626

No coin nor oath required. For personal study only.


πŸ“œ SIMILAR VOLUMES


Efficient Scheduling of Arbitrary Task G
✍ Yu-Kwong Kwok; Ishfaq Ahmad πŸ“‚ Article πŸ“… 1997 πŸ› Elsevier Science 🌐 English βš– 492 KB

Given a parallel program represented by a task graph, the objective of a scheduling algorithm is to minimize the overall execution time of the program by properly assigning the nodes of the graph to the processors. This multiprocessor scheduling problem is NP-complete even with simplifying assumptio

Using GRAPPA to improve autocalibrated c
✍ W. Scott Hoge; Dana H. Brooks πŸ“‚ Article πŸ“… 2008 πŸ› John Wiley and Sons 🌐 English βš– 488 KB

## Abstract Two strategies are widely used in parallel MRI to reconstruct subsampled multicoil image data. SENSE and related methods employ explicit receiver coil spatial response estimates to reconstruct an image. In contrast, coil‐by‐coil methods such as GRAPPA leverage correlations among the acq

A Comparison of Variational and Genetic
✍ I. Banu; G. Bozga; I. Nagy; J.-P. Puaux πŸ“‚ Article πŸ“… 2008 πŸ› John Wiley and Sons 🌐 English βš– 268 KB πŸ‘ 2 views

## Abstract The aim of this work is to compare the performances of two well‐known methods, Minimum Principle and Genetic Algorithm, in the optimization of the methyl methacrylate polymerization process in solution. In order to select a kinetic model for this process, the published kinetic models we

Implementation and evaluation of improve
✍ Takafumi Fukunaga; Hidenori Umeno πŸ“‚ Article πŸ“… 2010 πŸ› Wiley (John Wiley & Sons) 🌐 English βš– 522 KB

## Abstract Various techniques that improve performance on SMP clusters have been studied. Most of them use special hardware and nonstandard protocols, tending to raise their total cost and to spoil flexibility. We propose the CPU\_NIC method, which improves parallel performance on small‐way SMP PC