✦ LIBER ✦

Ultra-high performance, low-power, data parallel radar implementations

✍ Scribed by Reddaway, S.F.; Bruno, P.; Rogina, P.; Pancoast, R.

Book ID: 120636585
Publisher: IEEE
Year: 2006
Tongue: English
Weight: 974 KB
Volume: 21
Category: Article
ISSN: 0885-8985
DOI: 10.1109/MAES.2006.1626056

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE IEEE International Radar Conferenc

[IEEE IEEE International Radar Conference, 2005. - Arlington, VA, USA (9-12 May 2005)] IEEE International Radar Conference, 2005. - Ultra-high performance, low-power, data parallel radar implementations

✍ Reddawa, S.F.; Bruno, P.; Pancoast, R.; Rogina, P. 📂 Article 📅 2005 🏛 IEEE ⚖ 250 KB

A novel ultra-high compliance, high outp

A novel ultra-high compliance, high output impedance low power very accurate high performance current mirror

✍ Seyed Javad Azhari; Hassan Faraji Baghtash; Khalil Monfaredi 📂 Article 📅 2011 🏛 Elsevier Science 🌐 English ⚖ 821 KB

In this paper a novel ultra-high compliance, low power, very accurate and high output impedance current mirror/source is proposed. Deliberately composed elements and a good combination (for a mutual auto control action) of negative and positive feedbacks in the proposed circuit made it unique in gat

Conditional Data Mapping Flip-Flops for

Conditional Data Mapping Flip-Flops for Low-Power and High-Performance Systems

✍ Teh, C. K.; Hamada, M.; Fujita, T.; Hara, H.; Ikumi, N.; Oowaki, Y. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 312 KB

Subthreshold Schmitt trigger using body-

Subthreshold Schmitt trigger using body-bias technique for ultra low power and high performance applications

✍ Vandana Niranjan; Maneesha Gupta; Nupur Pzakash 📂 Article 📅 2011 🏛 Springer 🌐 English ⚖ 407 KB

A design of high-performance pipelined a

A design of high-performance pipelined architecture for H.264/AVC CAVLC decoder and low-power implementation

✍ Byung-Yup Lee; Kwang-Ki Ryoo 📂 Article 📅 2010 🏛 IEEE 🌐 English ⚖ 596 KB

A high-performance and low-power 32-bit

A high-performance and low-power 32-bit multiply-accumulate unit with single-instruction-multiple-data (SIMD) feature

✍ Yuyun Liao; Roberts, D.B. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 229 KB