𝔖 Bobbio Scriptorium

✦ LIBER ✦

Two-Symbol FPGA Architecture for Fast Arithmetic Encoding in JPEG 2000

✍ Scribed by Nandini Ramesh Kumar, Wei Xiang, Yafeng Wang

Book ID: 113081061
Publisher: Springer US
Year: 2012
Tongue: English
Weight: 431 KB
Volume: 69
Category: Article
ISSN: 1939-8018
DOI: 10.1007/s11265-011-0655-1

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE Comput. Soc International Conferen

[IEEE Comput. Soc International Conference on Parallel Computing in Electrical Engineering - Dresden, Germany (7-10 Sept. 2004)] Parallel Computing in Electrical Engineering, International Conference on - A Novel Architecture of Arithmetic Coder in JPEG2000 Based on Parallel Symbol Encoding

✍ Pastuszak, G. 📂 Article 📅 2004 🏛 IEEE Comput. Soc ⚖ 138 KB

[IEEE IEEE Workshop on Signal Processing

[IEEE IEEE Workshop on Signal Processing Systems Design and Implementation, 2005. - Athens, Greece (November 2 - 4, 2005)] IEEE Workshop on Signal Processing Systems Design and Implementation, 2005. - A high-performance architecture for EBCOT in the JPEG 2000 encoder

✍ Pastuszak, G. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 358 KB

[IEEE 2010 Conference on Design and Arch

[IEEE 2010 Conference on Design and Architectures for Signal and Image Processing (DASIP) - Edinburgh, United Kingdom (2010.10.26-2010.10.28)] 2010 Conference on Design and Architectures for Signal and Image Processing (DASIP) - A hybrid dual-core Reconfigurable Processor for EBCOT tier-1 encoder in JPEG2000 on next generation of digital cameras

✍ Zhao, Xin; Erdogan, Ahmet T.; Arslan, Tughrul 📂 Article 📅 2010 🏛 IEEE ⚖ 331 KB