Translation of VHDL for logic synthesis
โ Scribed by MS Abrahams; A Rushton
- Publisher
- Elsevier Science
- Year
- 1994
- Tongue
- English
- Weight
- 734 KB
- Volume
- 18
- Category
- Article
- ISSN
- 0141-9331
No coin nor oath required. For personal study only.
๐ SIMILAR VOLUMES
## Abstract A translation of formulas in a language __L__~1~ to formulas in a language __L__~2~ is a mapping which preserves the parameters and commutes with the substitution prefix, the propositional connectives and the quantifiers. Every translation generates a corresponding transformation of the
In this paper, we address the timing semantics of the delay models handled by VHDL. A formal model is used to characterize the runtime work required to resolve multiple assignments to signals for each of these models. Subsets of these timing models which require minimal work at runtime for resolutio
## Abstract Reversible logic circuits can be synthesized hierarchically by dividing them into smaller, more manageable blocks. As all reversible circuits of a certain width __w__ form a group, this problem relates to the partitioning of a group into (double) cosets. In this article, we propose thre