✦ LIBER ✦

Implications of VHDL timing models on simulation and software synthesis

✍ Scribed by Venkatram Krishnaswamy; Rajesh Gupta; Prithviraj Banerjee

Publisher: Elsevier Science
Year: 1997
Tongue: English
Weight: 860 KB
Volume: 44
Category: Article
ISSN: 1383-7621
DOI: 10.1016/1383-7621(97)80001-x

No coin nor oath required. For personal study only.

✦ Synopsis

In this paper, we address the timing semantics of the delay models handled by VHDL. A formal model is used to characterize the runtime work required to resolve multiple assignments to signals for each of these models. Subsets of these timing models which require minimal work at runtime for resolution of multiple assignments are identified. Algorithms for generation of efficient code for simulation and synthesis in these restricted timing models are given. We present runtimes of our implementation of a simulator which uses these algorithms.

📜 SIMILAR VOLUMES

Lifecycle simulation based on the feedba

Lifecycle simulation based on the feedback system and the choice of switching time for the period model

✍ Eitaro Aiyoshi; Atsushi Maki 📂 Article 📅 1995 🏛 Elsevier Science 🌐 English ⚖ 305 KB

Effects of grid cell size and time step

Effects of grid cell size and time step length on simulation results of the Limburg soil erosion model (LISEM)

✍ Rudi Hessel 📂 Article 📅 2005 🏛 John Wiley and Sons 🌐 English ⚖ 267 KB

## Abstract With increasing computer power, process‐based models that use grids to discretize space have become increasingly popular. For such models, the simulation results might depend on both grid cell size and, in the case of dynamic models, on the time step length used in the model. In this st