✦ LIBER ✦

Time response of small capacitance tunnel junctions and the simulation of fast logic circuits

✍ Scribed by de Lustrac, A.; Crozat, P.; Adde, R.

Book ID: 114646416
Publisher: IEEE
Year: 1983
Tongue: English
Weight: 375 KB
Volume: 19
Category: Article
ISSN: 0018-9464
DOI: 10.1109/tmag.1983.1062339

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

The stability and time response of fast

The stability and time response of fast operating closed-loop pulsed radar circuits

✍ McDonnell, D.; Perkins, W.R. 📂 Article 📅 1955 🏛 Institution of Electrical Engineers ⚖ 208 KB

[Lecture Notes in Computer Science] Inte

[Lecture Notes in Computer Science] Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation Volume 2451 || Efficient and Fast Current Curve Estimation of CMOS Digital Circuits at the Logic Level

✍ Hochet, Bertrand; Acosta, Antonio J.; Bellido, Manuel J. 📂 Article 📅 2002 🏛 Springer Berlin Heidelberg 🌐 English ⚖ 161 KB

The International Workshop on Power and Timing Modeling, Optimization, and Simulation PATMOS 2002, was the 12th in a series of international workshops 1 previously held in several places in Europe. PATMOS has over the years evolved into a well-established and outstanding series of open European even

[IEEE IEEE 2005 Custom Integrated Circui

[IEEE IEEE 2005 Custom Integrated Circuits Conference, 2005. - San Jose, CA, USA (Sept. 18-21, 2005)] Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005. - XDXMOS: a novel technique for the double-gate MOSFETs logic circuits - to achieve high drive current and small input capacitance together

✍ Koike, H.; Sekigawa, T. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 316 KB

[Lecture Notes in Computer Science] Inte

[Lecture Notes in Computer Science] Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation Volume 6448 || Logic Architecture and VDD Selection for Reducing the Impact of Intra-die Random VT Variations on Timing

✍ van Leuken, René; Sicard, Gilles 📂 Article 📅 2011 🏛 Springer Berlin Heidelberg 🌐 English ⚖ 714 KB

This book constitutes the refereed proceedings of the 20th International Conference on Integrated Circuit and System Design, PATMOS 2010, held in Grenoble, France, in September 2010. The 24 revised full papers presented and the 9 extended abstracts were carefully reviewed and are organized in topica

MAGNA CARTAThe Great CharterPreamble

📂 Fiction 🌐 English ⚖ 11 KB 👁 18 views