𝔖 Bobbio Scriptorium

✦ LIBER ✦

The Design of a Hardware Accelerator for Real-Time Complete Visibility Graph Construction and Efficient FPGA Implementation

✍ Scribed by Sridharan, K.; Priya, T.K.

Book ID: 119817173
Publisher: IEEE
Year: 2005
Tongue: English
Weight: 118 KB
Volume: 52
Category: Article
ISSN: 1932-4529
DOI: 10.1109/tie.2005.851591

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A Hardware Accelerator and FPGA Realizat

A Hardware Accelerator and FPGA Realization for Reduced Visibility Graph Construction Using Efficient Bit Representations

✍ Sridharan, K.; Priya, T.K. 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 191 KB

[IEEE 2010 IEEE International Conference

[IEEE 2010 IEEE International Conference on Systems, Man and Cybernetics - SMC - Istanbul, Turkey (2010.10.10-2010.10.13)] 2010 IEEE International Conference on Systems, Man and Cybernetics - A software-hardware mixed design for the FPGA implementation of the real-time edge detection

✍ El Houari, Kobzili; Cherrad, Benbouchama; Zohir, Irki 📂 Article 📅 2010 🏛 IEEE ⚖ 931 KB