A test methodology for finite state mach
โ
Hyoung B. Min; William A. Rogers
๐
Article
๐
1992
๐
Springer US
๐
English
โ 876 KB
This paper presents an efficient automatic test pattern generation technique for loop-free circuits. A partial scan technique is used to convert a sequential circuit (finite state machine) with arbitrary feedback paths into a pipelined circuit for testing. Test generation for these modified circuits