𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Test of a MAPS realized in standard non-epitaxial CMOS technology

✍ Scribed by L. Servoli; G.M. Bilei; D. Passeri; P. Placidi; D. Biagetti; T. Bianchi; P. Ciampolini; A. Marras; A. Delfanti


Publisher
Elsevier Science
Year
2007
Tongue
English
Weight
353 KB
Volume
581
Category
Article
ISSN
0168-9002

No coin nor oath required. For personal study only.


πŸ“œ SIMILAR VOLUMES


Optimization of a very cost-effective hi
✍ A. PΓ©rez-TomΓ‘s; X. JordΓ ; P. Godignon πŸ“‚ Article πŸ“… 2005 πŸ› Elsevier Science 🌐 English βš– 682 KB

This paper discusses the optimization and fabrication of a high voltage p-channel extended drain MOSFET (ED-pMOSFET) using standard low cost 2.5 lm twin-tub CMOS technology for digital applications, with only one extra processing step. The ED-pMOSFET transistor has been optimized using 2D simulators