𝔖 Bobbio Scriptorium

✦ LIBER ✦

Synthesis of clock tree topologies to implement nonzero clock skew schedule

✍ Scribed by Kourtev, I.S.; Friedman, E.G.

Book ID: 114447738
Publisher: The Institution of Electrical Engineers
Year: 1999
Tongue: English
Weight: 519 KB
Volume: 146
Category: Article
ISSN: 1350-2409
DOI: 10.1049/ip-cds:19990582

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Synthesis of nonzero clock skew circuits

Synthesis of nonzero clock skew circuits

✍ Shih-Hsu Huang; Yow-Tyng Nieh 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 505 KB

[IEEE ASP-DAC 2005. Asia and South Pacif

[IEEE ASP-DAC 2005. Asia and South Pacific Design Automation Conference 2005 - Shanghai, China (18-21 Jan. 2005)] Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference, 2005. - Process-variation robust and low-power zero-skew buffered clock-tree synthesis using projected scan-line sampling

✍ Jeng-Liang Tsai, ; Chung-Ping Chen, C. 📂 Article 📅 2005 🏛 IEEE ⚖ 675 KB