✦ LIBER ✦

Switching activity evaluation of CMOS digital circuits using logic timing simulation

✍ Scribed by Juan-Chico, J.; Bellido, M.J.; Ruiz-de-Clavijo, P.; Baena, C.; Jiménez, C.J.; Valencia, M.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Estimation of average switching activity

✍ Monteiro, J.; Devadas, S.; Ghosh, A.; Keutzer, K.; White, J. 📂 Article 📅 1997 🏛 IEEE 🌐 English ⚖ 167 KB

Reasoning about timing behavior of digit

✍ Mondal, A.; Chakrabarti, P.P. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 567 KB

Evaluation of three 32-bit CMOS adders i

✍ Ruiz, G.A. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 614 KB

Generic and Accurate Whitebox Behavioral

✍ Loeckx, J.; Gielen, G.G.E. 📂 Article 📅 2009 🏛 IEEE 🌐 English ⚖ 493 KB

Addition to "Evaluation of three 32-bit

✍ Ruiz, G.A. 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 16 KB

Design and implementation of double osci

✍ T. Nishigai; M. Ito; N. Yoshikawa; A. Fujimaki; H. Terai; S. Yorozu 📂 Article 📅 2005 🏛 Elsevier Science 🌐 English ⚖ 244 KB