✦ LIBER ✦

Estimation of average switching activity in combinational logic circuits using symbolic simulation

✍ Scribed by Monteiro, J.; Devadas, S.; Ghosh, A.; Keutzer, K.; White, J.

Book ID: 119778113
Publisher: IEEE
Year: 1997
Tongue: English
Weight: 167 KB
Volume: 16
Category: Article
ISSN: 0278-0070
DOI: 10.1109/43.559336

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Switching activity evaluation of CMOS di

Switching activity evaluation of CMOS digital circuits using logic timing simulation

✍ Juan-Chico, J.; Bellido, M.J.; Ruiz-de-Clavijo, P.; Baena, C.; Jiménez, C.J.; V 📂 Article 📅 2001 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 394 KB