✦ LIBER ✦

Structural Fault Based Specification Reduction for Testing Analog Circuits

✍ Scribed by Soon-Jyh Chang; Chung Len Lee; Jwu E. Chen

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Fault-based test suite prioritization fo

✍ Yuen Tak Yu; Man Fai Lau 📂 Article 📅 2012 🏛 Elsevier Science 🌐 English ⚖ 816 KB

Coefficient-based test of parametric fau

✍ Zhen Guo; Savir, J. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 212 KB

Built-in self-test (BIST) structure for

✍ Wey, C.-L. 📂 Article 📅 1990 🏛 IEEE 🌐 English ⚖ 384 KB

Fault-based ATPG for linear analog circu

✍ S. Mir; M. Lubaszewski; B. Courtois 📂 Article 📅 1996 🏛 Springer US 🌐 English ⚖ 843 KB

Defect Level and Fault Coverage in Coeff

✍ Suraj Sindia, Vishwani D. Agrawal, Virendra Singh 📂 Article 📅 2012 🏛 Springer US 🌐 English ⚖ 444 KB

Built-in self-test (BIST) structures for

✍ Wey, C.-L.; Krishman, S. 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 486 KB