𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Stride Permutation Networks for Array Processors

✍ Scribed by Järvinen, Tuomas ;Salmela, Perttu ;Sorokin, Harri ;Takala, Jarmo

Book ID
106559263
Publisher
Springer
Year
2007
Tongue
English
Weight
485 KB
Volume
49
Category
Article
ISSN
0922-5773

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Image processing on a reconfigurable arr
Image processing on a reconfigurable array of processors with wider bus networks
✍ Shung-Shing Lee; Shi-Jinn Horng; Horng-Ren Tsai; Yu-Hua Lee 📂 Article 📅 1997 🏛 Elsevier Science 🌐 English ⚖ 775 KB

Based on the reconfigurable array of processors with wider bus networks, we propose a series of algorithms for image processing. Conventionally, only one bus is connected between two processors but in this machine it has a set of buses. Such a characteristic increases the computation power of this m

Mapping of neural network models onto tw
Mapping of neural network models onto two-dimensional processor arrays
✍ Rabi N. Mahapatra; Sudipta Mahapatra 📂 Article 📅 1996 🏛 Elsevier Science 🌐 English ⚖ 819 KB

Proper implementation strategies should be followed to fully exploit the potential of artificial neural nets (ANNs). This in turn depends on the selection of an appropriate mapping scheme, especially while implementing neural nets in parallel processing environment. In this paper, we discuss the map

Embedding Hypercubes and Related Network
Embedding Hypercubes and Related Networks into Mesh-Connected Processor Arrays
✍ F. Annexstein 📂 Article 📅 1994 🏛 Elsevier Science 🌐 English ⚖ 736 KB

In this paper we study the problem of how computations programmed for hypercubes, and their bounded-degree relatives, the shuffle-exchange and cube-connected-cycles, can be efficiently emulated by mesh-connected arrays of processing elements. The emulations we present are implemented via graph embed