𝔖 Bobbio Scriptorium

✦ LIBER ✦

Standby Leakage Power Reduction Technique for Nanoscale CMOS VLSI Systems

✍ Scribed by HeungJun Jeon; Yong-Bin Kim; Minsu Choi

Book ID: 114631778
Publisher: IEEE
Year: 2010
Tongue: English
Weight: 869 KB
Volume: 59
Category: Article
ISSN: 0018-9456
DOI: 10.1109/tim.2010.2044710

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Leakage Power Reduction Techniques in De

Leakage Power Reduction Techniques in Deep Submicron Technologies for VLSI Applications

✍ M.Geetha Priya; K. Baskaran; D. Krishnaveni 📂 Article 📅 2012 🏛 Elsevier 🌐 English ⚖ 461 KB

[IEEE Comput. Soc . 17th International C

[IEEE Comput. Soc . 17th International Conference on VLSI Design - Mumbai, India (5-9 Jan. 2004)] 17th International Conference on VLSI Design. Proceedings. - A new technique for leakage reduction in CMOS circuits using self-controlled stacked transistors

✍ Hanchate, N.; Ranganathan, N. 📂 Article 📅 2004 🏛 IEEE Comput. Soc 🌐 English ⚖ 317 KB

[IEEE 1998 Symposium on VLSI Circuits Di

[IEEE 1998 Symposium on VLSI Circuits Digest of Technical Papers - Honolulu, HI, USA (11-13 June 1998)] 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215) - A new technique for standby leakage reduction in high-performance circuits

✍ Ye, Y.; Borkar, S.; De, V. 📂 Article 📅 1998 🏛 IEEE ⚖ 248 KB