✦ LIBER ✦

Single-chip design of bit-error-correcting stack decoders

✍ Scribed by Gould, T.M.; Harris, J.H.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Architectural design and realization of

✍ Marc Biver; Hubert Kaeslin; Carlo Tommasini 📂 Article 📅 1989 🏛 Elsevier Science 🌐 English ⚖ 810 KB

A generalization of the single b-Bit byt

✍ Sihai Xiao; Xiaofa Shi; Guiliang Feng; Rao, T.R.N. 📂 Article 📅 1996 🏛 IEEE 🌐 English ⚖ 419 KB

Design of Automatic Equalizer Including

✍ Kohno, R.; Imai, H.; Hatori, M. 📂 Article 📅 1985 🏛 IEEE 🌐 English ⚖ 520 KB

Design of a ternary coding scheme and of

✍ Noriaki Muranaka; Shigeru Imanishi 📂 Article 📅 1992 🏛 John Wiley and Sons 🌐 English ⚖ 824 KB

Design of on-chip error correction syste

✍ Sun, F.; Devarajan, S.; Rose, K.; Zhang, T. 📂 Article 📅 2007 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 578 KB

Design of Low Power & Reliable Networks

✍ Amlan Ganguly; Partha Pratim Pande; Benjamin Belzer; Cristian Grecu 📂 Article 📅 2008 🏛 Springer US 🌐 English ⚖ 407 KB