✦ LIBER ✦

SiGe clock and data recovery IC with linear-type PLL for 10-Gb/s SONET application

✍ Scribed by Greshishchev, Y.M.; Schvan, P.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A fully integrated 40-Gb/s clock and dat

✍ Reinhold, M.; Dorschky, C.; Rose, E.; Pullela, R.; Mayer, P.; Kunz, F.; Baeyens, 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 253 KB

SiGe BiCMOS 3.3-V clock and data recover

✍ Meghelli, M.; Parker, B.; Ainspan, H.; Soyuer, M. 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 71 KB

A 10-Gb/s CMOS clock and data recovery c

✍ Savoj, J.; Razavi, B. 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 216 KB

A 2.5-Gb/s clock and data recovery IC wi

✍ Kishine, K.; Ishihara, N.; Takiguchi, K.; Ichino, H. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 223 KB

PLL design technique by a loop-trajector

✍ Kishine, K.; Fujimoto, K.; Kusanagi, S.; Ichino, H. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 568 KB