✦ LIBER ✦

Set of self-timed latches for high-speed VLSI

✍ Scribed by Kong, B.-S.; Jun, Y.-H.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Latched CMOS differential logic (LCDL) f

✍ Wu, Chung-Yu; Cheng, Kuo-Hsing 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 471 KB

High speed self-timed pipelined datapath

✍ Cappuccino, G.; Cocorullo, G.; Corsonello, P.; Perri, S. 📂 Article 📅 1999 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 693 KB

Sample-set differential logic (SSDL) for

✍ Grotjohn, T.A.; Hoefflinger, B. 📂 Article 📅 1986 🏛 IEEE 🌐 English ⚖ 329 KB

CMOS differential logic family with self

✍ Kong, B.-S.; Im, J.-D.; Kim, Y.-C.; Jang, S.-J.; Jun, Y.-H. 📂 Article 📅 2003 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 389 KB

A fast method for frequency and time dom

✍ Sanaie, R.; Chiprout, E.; Nakhla, M.S.; Zhang, Q.J. 📂 Article 📅 1994 🏛 IEEE 🌐 English ⚖ 746 KB

Quadruply self-aligned MOS (QSA MOS)—A n

✍ Ohta, K.; Yamada, K.; Saitoh, M.; Shimizu, K.; Tarui, Y. 📂 Article 📅 1980 🏛 IEEE 🌐 English ⚖ 888 KB