✦ LIBER ✦

Self-checking logic design for FPGA implementation

✍ Scribed by Lala, P.K.; Burress, A.L.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design of an FPGA Logic Element for Impl

✍ Smith, S.C. 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 539 KB

FPGA design and implementation for EIT d

✍ Yue, Xicai; McLeod, Chris 📂 Article 📅 2008 🏛 Institute of Physics 🌐 English ⚖ 702 KB

Efficient Carry Select Adder Design for

✍ Sajesh Kumar U; Mohamed Salih K K 📂 Article 📅 2012 🏛 Elsevier 🌐 English ⚖ 388 KB

Balanced self-checking asynchronous logi

✍ Simon Moore; Ross Anderson; Robert Mullins; George Taylor; Jacques J.A. Fournier 📂 Article 📅 2003 🏛 Elsevier Science 🌐 English ⚖ 495 KB

Designs for self checking flip-flops

✍ Kia, S.M.; Parameswaran, S. 📂 Article 📅 1998 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 689 KB

Self-checking design, implementation, an

✍ Schiano, L.; Metra, C.; Marino, D. 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 459 KB