✦ LIBER ✦

Efficient Carry Select Adder Design for FPGA Implementation

✍ Scribed by Sajesh Kumar U; Mohamed Salih K K

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Low-Power and Area-Efficient Carry Selec

✍ Ramkumar, B.; Kittur, H.M. 📂 Article 📅 2012 🏛 IEEE 🌐 English ⚖ 292 KB

Modulop= 3 Checking for a Carry Select A

✍ V. Ocheretnij; M. Gössel; E. S. Sogomonyan; D. Marienfeld 📂 Article 📅 2006 🏛 Springer US 🌐 English ⚖ 280 KB

Optical implementation of carry generati

✍ Wu, Weishu; Campbell, Scott; Zhou, Shaomin; Yeh, Pochi 📂 Article 📅 1994 🏛 Optical Society of America 🌐 English ⚖ 448 KB

A reduced-area scheme for carry-select a

✍ Tyagi, A. 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 901 KB

Butterfly interconnection implementation

✍ Sun, De-Gui ;Weng, Zhao-Heng 📂 Article 📅 1991 🏛 The Optical Society 🌐 English ⚖ 545 KB

Self-checking logic design for FPGA impl

✍ Lala, P.K.; Burress, A.L. 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 339 KB