✦ LIBER ✦

Scheduling tests for VLSI systems under power constraints

✍ Scribed by Chou, R.M.; Saluja, K.K.; Agrawal, V.D.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Scheduling Tests for 3D Stacked Chips un

✍ Breeta SenGupta; Urban Ingelsson; Erik Larsson 📂 Article 📅 2011 🏛 Springer US 🌐 English ⚖ 579 KB

Greedy Tree Growing Heuristics on Block-

✍ Valentin Mureşan; Xiaojun Wang; Valentina Mureşan; Mircea Vlăduţiu 📂 Article 📅 2004 🏛 Springer US 🌐 English ⚖ 587 KB

Constraint-Driven Test Scheduling for No

✍ Cota, E.; Chunsheng Liu 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 439 KB

System-on-a-chip test scheduling with pr

✍ Iyengar, V.; Chakrabarty, K. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 501 KB

Power allocation in cooperative MIMO sys

✍ Shan YANG; Qi-mei CUI; Yue-qiao XU; Yuan LUO 📂 Article 📅 2011 🏛 Chinese Electronic Periodical Services 🌐 English ⚖ 229 KB

Power profile manipulation: a new approa

✍ Rosinger, P.M.; Al-Hashimi, B.M.; Nicolici, N. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 505 KB