✦ LIBER ✦

Scheduling Tests for 3D Stacked Chips under Power Constraints

✍ Scribed by Breeta SenGupta; Urban Ingelsson; Erik Larsson

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Scheduling tests for VLSI systems under

✍ Chou, R.M.; Saluja, K.K.; Agrawal, V.D. 📂 Article 📅 1997 🏛 IEEE 🌐 English ⚖ 266 KB

Test-Architecture Optimization and Test

✍ Noia, B.; Chakrabarty, K.; Goel, S.K.; Marinissen, E.J.; Verbree, J. 📂 Article 📅 2011 🏛 IEEE 🌐 English ⚖ 903 KB