✦ LIBER ✦

Scalable hardware priority queue architectures for high-speed packet switches

✍ Scribed by Sung-Whan Moon; Rexford, J.; Shin, K.G.

Book ID: 119773207
Publisher: IEEE
Year: 2000
Tongue: English
Weight: 370 KB
Volume: 49
Category: Article
ISSN: 0018-9340
DOI: 10.1109/12.895938

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Fully hardware based WFQ architecture fo

Fully hardware based WFQ architecture for high-speed QoS packet scheduling

✍ Kieran McLaughlin; Dwayne Burns; Ciaran Toal; Colm McKillen; Sakir Sezer 📂 Article 📅 2012 🏛 Elsevier Science 🌐 English ⚖ 659 KB

Per-Flow Queue Management with Succinct

Per-Flow Queue Management with Succinct Priority Indexing Structures for High Speed Packet Scheduling

✍ Wang, Hao; Lin, Bill 📂 Article 📅 2013 🏛 IEEE 🌐 English ⚖ 445 KB

Scalable architectures for integrated tr

Scalable architectures for integrated traffic shaping and link scheduling in high-speed ATM switches

✍ Rexford, J.; Bonomi, F.; Greenberg, A.; Wong, A. 📂 Article 📅 1997 🏛 IEEE 🌐 English ⚖ 311 KB

Design and implementation of a scalable

Design and implementation of a scalable switch architecture for efficient high-speed data multicasting

✍ Cheng Li; R. Venkatesan; Howard M. Heys 📂 Article 📅 2007 🏛 John Wiley and Sons 🌐 English ⚖ 576 KB

## Abstract This paper presents the design and implementation of a new scalable cell‐based multicast switch fabric for broadband communications. Using distributed control and modular design, the multicast balanced gamma switch features a scalable, high performance architecture for unicast, multicas