✦ LIBER ✦

RT-level synthesis

✍ Scribed by Francisco Tirado

Book ID: 104179428
Publisher: Elsevier Science
Year: 1993
Weight: 47 KB
Volume: 38
Category: Article
ISSN: 0165-6074
DOI: 10.1016/0165-6074(93)90222-7

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Low-power RT-level synthesis techniques:

Low-power RT-level synthesis techniques: a tutorial

✍ Pedram, M.; Abdollahi, A. 📂 Article 📅 2005 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 266 KB

Synthesis of Scan Chains for Netlist Des

Synthesis of Scan Chains for Netlist Descriptions at RT-Level

✍ Yu Huang; Chien-Chung Tsai; Nilanjan Mukherjee; Omer Samman; Wu-Tung Cheng; Sudh 📂 Article 📅 2002 🏛 Springer US 🌐 English ⚖ 678 KB

Efficient RT-Level Fault Diagnosis

✍ Ozgur Sinanoglu; Alex Orailoglu 📂 Article 📅 2005 🏛 Springer 🌐 English ⚖ 425 KB

RT-level ITC'99 benchmarks and first ATP

RT-level ITC'99 benchmarks and first ATPG results

✍ Corno, F.; Reorda, M.S.; Squillero, G. 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 118 KB

Automatic generation of command level si

Automatic generation of command level simulation model of a processor from rt level description

✍ Hiroki Akaboshi; Hiroto Yasuura 📂 Article 📅 1996 🏛 John Wiley and Sons 🌐 English ⚖ 684 KB

In designing a digital circuit with a microprocessor, there are several simulation levels. Using a logic synthesis tool and a layout synthesis tool, a lower-level simulation model can be generated from a design RT level described in HDLs. There is trade-off between accuracy and speed of simulations.

Accurate data path models for fast RT-le

Accurate data path models for fast RT-level power estimation

✍ Theoharis, S.; Theodoridis, G.; Merakos, P.; Goutis, C. 📂 Article 📅 2000 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 137 KB