𝔖 Bobbio Scriptorium

✦ LIBER ✦

Rigel: A 1,024-Core Single-Chip Accelerator Architecture

✍ Scribed by Johnson, D.R.; Johnson, M.R.; Kelm, J.H.; Tuohy, W.; Lumetta, S.S.; Patel, S.J.

Book ID: 114583307
Publisher: IEEE
Year: 2011
Tongue: English
Weight: 304 KB
Volume: 31
Category: Article
ISSN: 0272-1732
DOI: 10.1109/mm.2011.40

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

URPR-1: A single-chip VLIW architecture

URPR-1: A single-chip VLIW architecture

✍ Bogong Su; Jian Wang; Zhizhong Tang; Cihong Zhang; Wei Zhao 📂 Article 📅 1993 🏛 Elsevier Science ⚖ 995 KB

Architecture and design of NX-2700: a pr

Architecture and design of NX-2700: a programmable single-chip HDTV all-format-decode-and-display processor

✍ Dutta, S. 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 225 KB

[IEEE Comput. Soc 2000 International Con

[IEEE Comput. Soc 2000 International Conference on Application-Specific Systems, Architectures, and Processors - Boston, MA, USA (10-12 July 2000)] Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors - Implementing 1,024-bit RSA exponentiation on a 32-bit processor core

✍ Phillips, B.J.; Burgess, N. 📂 Article 📅 2000 🏛 IEEE Comput. Soc ⚖ 212 KB

[IEEE 10th International Symposium on Hi

[IEEE 10th International Symposium on High Performance Computer Architecture (HPCA'04) - Madrid, Spain (14-18 Feb. 2004)] 10th International Symposium on High Performance Computer Architecture (HPCA'04) - Exploiting the Cache Capacity of a Single-Chip Multi-Core Processor with Execution Migration

✍ Michaud, P. 📂 Article 📅 2004 🏛 IEEE ⚖ 369 KB

[Lecture Notes in Computer Science] Open

[Lecture Notes in Computer Science] OpenMP Shared Memory Parallel Programming Volume 4315 || Performance Characteristics of OpenMP Language Constructs on a Many-core-on-a-chip Architecture

✍ Mueller, Matthias S.; Chapman, Barbara M.; de Supinski, Bronis R.; Malony, Allen 📂 Article 📅 2008 🏛 Springer Berlin Heidelberg ⚖ 260 KB

[IEEE 2013 8th International Workshop on

[IEEE 2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC) - Darmstadt, Germany (2013.07.10-2013.07.12)] 2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC) - Towards a Configurable Many-core Accelerator for FPGA-based embedded systems

✍ Ramirez, Marco; Daneshtalab, Masoud; Liljeberg, Pasi; Plosila, Juha 📂 Article 📅 2013 🏛 IEEE ⚖ 383 KB