✦ LIBER ✦

Resistor-loaded high-speed sense circuit for Josephson memory

✍ Scribed by Fujita, S.; Yamamoto, M.; Miyahara, K.; Nakanishi, T.

Book ID: 114595108
Publisher: IEEE
Year: 1985
Tongue: English
Weight: 504 KB
Volume: 32
Category: Article
ISSN: 0018-9383
DOI: 10.1109/t-ed.1985.21998

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A high-speed AC power clock for josephso

A high-speed AC power clock for josephson logic circuits

✍ Masanobu Ohhata; Masami Tokumitsu; Yasuo Tazoh; Katsuhiko Aoki 📂 Article 📅 1987 🏛 John Wiley and Sons 🌐 English ⚖ 597 KB

High-speed sense circuit techniques for

High-speed sense circuit techniques for a 1-mbit BiCMOS cache SRAM

✍ Akihiko Emori; Kunihiko Suzuki; Seigoh Yukutake; Sadayuki Ookuma; Kinya Mitumoto 📂 Article 📅 1998 🏛 John Wiley and Sons 🌐 English ⚖ 152 KB

This paper describes a high-speed and low-power 1-Mbit BiCMOS cache SRAM sense circuit fabricated using a 0.5-mm BiCMOS process technology. By using the quasi-6 module structure, switching between 18-and 36-bit output can be carried out without access delay. Because of the development of a sense cir

${\rm MgB}_{2}/{\rm MgO/MgB}_{2}$ Joseph

${\rm MgB}_{2}/{\rm MgO/MgB}_{2}$ Josephson Junctions for High-Speed Circuits

✍ Chen, Ke; Zhuang, C. G.; Li, Qi; Weng, X.; Redwing, J. M.; Zhu, Y.; Voyles, P. M 📂 Article 📅 2011 🏛 IEEE 🌐 English ⚖ 623 KB

Implementation and low speed test of ult

Implementation and low speed test of ultra-fast interface circuits for Josephson-CMOS hybrid memories

✍ K Fujiwara; H Miyakawa; N Yoshikawa; Y Feng; S.R Whiteley; T Van Duzer 📂 Article 📅 2003 🏛 Elsevier Science 🌐 English ⚖ 125 KB

A novel high-speed sense amplifier for B

A novel high-speed sense amplifier for Bi-NOR flash memories

✍ Chiu-Chiao Chung; Hongchin Lin; Yen-Tai Lin 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 750 KB

A circuit concept for reducing soft erro

A circuit concept for reducing soft error in high-speed memory cells

✍ Tang, D.D.; Chuang, C.-T. 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 322 KB