✦ LIBER ✦

Register allocation algorithm for high-level circuit synthesis for improved testability

✍ Scribed by Cheng, Benmao; Wang, Hong; Yang, Shiyuan; Niu, Daoheng; Jin, Yang

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A novel register allocation algorithm fo

✍ Sun, Qiang; Zhou, Tao; Li, Haijun 📂 Article 📅 2007 🏛 Bioline International 🌐 English ⚖ 72 KB

An improved register–transfer level func

✍ Tianruo Yang; Zebo Peng 📂 Article 📅 2000 🏛 Elsevier Science 🌐 English ⚖ 256 KB

A functional-level testability measure f

✍ C.P Ravikumar; G.S Saund; N Agrawal 📂 Article 📅 1999 🏛 Elsevier Science 🌐 English ⚖ 273 KB

An Optimal Linear-Time Algorithm for Int

✍ Brisk, P.; Verma, A.K.; Ienne, P. 📂 Article 📅 2010 🏛 IEEE 🌐 English ⚖ 707 KB

Data path structures and heuristics for

✍ K Olcoz; F Tirado; D Mozos; J Septien; R Moreno 📂 Article 📅 1993 🏛 Elsevier Science ⚖ 323 KB

Efficient Design for Testability Solutio

✍ Lingappan, L.; Jha, N.K. 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 252 KB