𝔖 Bobbio Scriptorium

✦ LIBER ✦

Reconfigurable Threshold Logic Element with SET and MOS Transistors

✍ Scribed by Wei, Rong-Shan; Chen, Jin-Feng; Chen, Shou-Chang; He, Ming-Hua

Book ID: 125855731
Publisher: Institute of Physics
Year: 2012
Tongue: English
Weight: 469 KB
Volume: 29
Category: Article
ISSN: 0256-307X
DOI: 10.1088/0256-307X/29/2/028502

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Parallel Adder Design with Reduced Circu

Parallel Adder Design with Reduced Circuit Complexity Using Resonant Tunneling Transistors and Threshold Logic

✍ Christian Pacha; Oliver Kessler; Peter Glo¨seko¨tter; Karl F. Goser; Werner Pros 📂 Article 📅 2000 🏛 Springer 🌐 English ⚖ 342 KB

Design and simulation of logic circuits

Design and simulation of logic circuits with hybrid architectures of single-electron transistors and conventional MOS devices at room temperature

✍ A. Venkataratnam; A.K. Goel 📂 Article 📅 2008 🏛 Elsevier Science 🌐 English ⚖ 568 KB

[IEEE 2013 International Conference on E

[IEEE 2013 International Conference on Emerging Trends in Computing, Communication and Nanotechnology (ICE-CCN) - Tirunelveli (2013.3.25-2013.3.26)] 2013 IEEE International Conference ON Emerging Trends in Computing, Communication and Nanotechnology (ICECCN) - Design and simulation of hybrid SET-MOS pass transistor logic based universal logic gates

✍ Jain, A.; Ghosh, A.; Sarkar, S. K. 📂 Article 📅 2013 🏛 IEEE ⚖ 220 KB

[IEEE 2013 Ninth International Conferenc

[IEEE 2013 Ninth International Conference on Computational Intelligence and Security (CIS) - Emeishan 614201, China (2013.12.14-2013.12.15)] 2013 Ninth International Conference on Computational Intelligence and Security - An Enhanced Dynamic Switch Logic with Floating-Gate MOS Transistors

✍ Hang, Guoqiang; Zhang, Danyan; Zhou, Xuanchang; You, Xiaohu 📂 Article 📅 2013 🏛 IEEE ⚖ 420 KB